Analog Devices (ADI) has introduced RadioVerse System-on-Chip (SoC) series providing radio unit (RU) developers with an agile and cost-effective platform to create the most energy-efficient 5G RUs in the industry.
The new SoC series provides advanced RF signal processing with expanded digital functionality and RF capacity that greatly improves 5G RU performance and energy efficiency.
“Samsung and ADI have long worked together to support the swift deployment of 5G in the global market,” said Dong Geun Lee, Vice President and Head of Hardware R&D Group, Network Business at Samsung Electronics. “We are excited for the successful launch of ADI’s new SoC, as we expect this cutting-edge technology will bring a better 5G experience to consumers. We look forward to expanding our engagement with ADI.”
“RadioVerse SoCs are designed to optimize the full radio solution rather than just a single component or interface,” said Joe Barry, Vice President of Wireless Communications at Analog Devices. “Each successive generation has provided expanded capabilities, bandwidth and performance while improving overall RU efficiency. This new RadioVerse SoC series takes a big step forward by delivering multiple advancements in signal processing to meet the demanding needs of 5G.”
The SoCs are the newest addition to ADI’s RadioVerse ecosystem and combine its award-winning Zero IF (ZiF) architecture with significant advances in functional integration and linearization. ADI’s RadioVerse devices are the most widely used software-defined transceivers in 4G and 5G RUs worldwide.
The new RadioVerse SoC series requires very low power compared to alternatives and implements advanced algorithms that deliver optimal RU system efficiency.
The ADRV9040 is the first in the new RadioVerse SoC series. It offers eight transmit and receive channels of 400MHz bandwidth and integrates advanced digital signal processing functions, including carrier digital up-converters (CDUC), carrier digital down-converters (CDDC), crest factor reduction (CFR) and digital pre-distortion (DPD).
This expanded signal processing can eliminate the need for a field-programmable gate array (FPGA), thereby reducing thermal footprint, and total system size, weight, power, and cost.
The SoC’s DPD algorithms were developed using advanced machine learning techniques and are optimized in close collaboration with major power amplifier (PA) vendors to ease the design burden and deliver best-in-class wide bandwidth performance.
In addition, the ZiF radio architecture simplifies RF filtering and signal chain components, reducing RU cost and development time for band and power variants designs.