By navigating our site, you agree to allow us to use cookies, in accordance with our Privacy Policy.

Anritsu Announces 116-Gbit/s PAM4 Error Detector FEC Analysis Function

Anritsu Corporation (President Hirokazu Hamada) has reported details on the MP1900A web site about its new FEC Analysis function of the 116-Gbit/s PAM4 Error Detector (ED) MU196040B option for the Signal Quality Analyzer-R MP1900A series.

AnritsuThe MP1900A series is a high-quality bit error rate tester (BERT) for evaluating next-generation 400 and 800GbE high-speed device and transceivers. The newly announced FEC Analysis function is the first time for a BERT to support real-time measurement of Forward Error Correction (FEC) Symbol Errors.

In addition to conventional bit error measurement, it also supports jitter tolerance measurements for assessing error correction capability using FEC as required by transmissions using high-speed PAM4 signals. Sales of this new MU196040B option start in March 2021.

The PAM4 transmission method used by 400GbE expresses digital data using four voltage levels per unit time to transmit twice as much data compared to the earlier conventional NRZ methods. However, due to the narrower differences between the four voltage levels, the greater susceptibility to noise and transmission path losses makes error-free transmission more difficult than using the conventional NRZ method.

As a result, error correction using FEC is applied to assure transmission quality. Consequently, evaluation of devices and transceivers supporting PAM4 not only requires jitter tolerance and sensitivity evaluations based on conventional bit error and error-free measurements but also requires measurement of error correction capability using FEC.

To meet the above-described need, Anritsu has added this new FEC Analysis function for detecting FEC Symbol Errors based on the 400GbE FEC standard to its PAM4 ED with world-beating input-sensitivity performance.

Using this new function, changes in bit errors and FEC Symbol Errors with changes in input amplitude and jitter conditions can be monitored in real-time to quickly and reproducibly evaluate when Symbol Error counts exceed the correction ability of FEC.

Moreover, since this new FEC Analysis function is compatible with conventional jitter tolerance automatic measurement software, one-button jitter tolerance measurement is supported based on whether or not error correction using FEC is possible.

The Signal Quality Analyzer-R MP1900A series is the market-leading BERT for testing various high-speed interfaces, including 400GbE and future 800GbE, etc.

Adding the high-sensitivity PAM4 ED MU196040B with expanded FEC Analysis functions supporting reliable bit error and FEC Symbol Error measurements will help cut development times for high-speed devices and transceivers.

Tags

Aishwarya Saxena

A book geek, with creative mind, an electronics degree, and zealous for writing.Creativity is the one thing in her opinion which drove her to enter into editing field. Allured towards south Indian cuisine and culture, love to discover new cultures and their customs. Relishes in discovering new music genres.

Related Articles

Upcoming Events