By navigating our site, you agree to allow us to use cookies, in accordance with our Privacy Policy.

Enabling Robust Wired Condition-Based Monitoring for Industry 4.0—Part 2

Introduction

Richard Anslow and Dara O’Sullivan
Richard Anslow, System Applications Engineer and Dara O’Sullivan, System Applications Engineer

In the first part of this article, “ADM3066E a,” we presented Analog Devices’ wired interface solutions, which reduce customer design cycle and test time, and enable faster time to market for industrial CbM solutions. Several aspects were discussed, including selecting a suitable MEMS accelerometer and physical layer, as well as EMC performance and power design. In addition, three design solutions and performance trade-offs were presented in Part 1. This article (Part 2 of 2) focuses on detailed physical layer design considerations for the SPI to RS-485/RS-422 design solutions presented in Part 1.

Common challenges in implementing a wired physical layer interface for MEMS include managing EMC robustness and data integrity. However, when extending a clock synchronized interface such as SPI over long RS-485/RS-422 cables, along with combining power and data on the same twisted pair wires (phantom power), several additional challenges are presented. This article discusses the following key considerations and provides recommendations for designing the physical layer interface:

To Read Full Article Please Fill Some Details

BiS Team

BIS Infotech is a vivid one stop online source protracting all the exclusive affairs of the Consumer and Business Technology. We have well accomplished on delivering expert views, reviews, and stories empowering millions with impartial and nonpareil opinions. Technology has become an inexorable part of our daily lifestyle and with BIS Infotech expertise, millions of intriguers everyday are finding for itself a crony hangout zone.

Related Articles