By navigating our site, you agree to allow us to use cookies, in accordance with our Privacy Policy.

Sondrel Talks about Chip Supply Chain Issues

Sondrel often starts the chip project right at the concept planning stage, where the Power Performance Area (PPA), market requirements and final price point form foundation for project.

Sondrel has warned about issues of chip supply chain disconnect when independent and different subcontractors are involved that creates a communication chasm.

Sondrel Chip Supply ChainThis disconnect can cause ripples through the rest of the chain adding delays and unexpected costs as stages have to be rescheduled.

Ian Walsh, Sondrel’s VP ASIC Business Development, explained; “Unless the handover between each stage is overseen by someone who understands the whole process, it is all too easy for there to be a breakdown in communications as assumptions can be made by one or both subcontractors in the chain as to exactly what the status is at handover. In such a Communication Chasm, each will blame the other and the project stalls. With so many stages in a chip supply chain where this could happen many times, the whole project is subject to the risk of serious delays. And, as chips become ever more complex, this risk just increases.

“The overall budget of a new chip project of the type of complex, state-of-the-art SoCs that we specialize in can run into many millions of dollars so customers want to mitigate the risks as much as possible. That is why we offer a complete turnkey service from concept to shipping silicon so that there is no possibility of any Communication Chasms because we take total responsibility for the smooth running of every stage and every subcontractor in the chain. Any issues are spotted and corrective actions are taken such as rescheduling tasks or even running some in parallel to keep the project on time which is easy to do when all the stages are being controlled by one company. We have perfected the skills of highly detailed, project management with our own sophisticated, interconnected workflows from all the hundreds of advanced chips that we have designed for customers and we now use these skills for the chip manufacturing chain.”

Sondrel often starts the chip project right at the concept planning stage, where the Power Performance Area (PPA), market requirements and final price point form the foundation for the project.

The final price per unit is a key data point as it determines how to produce the chip, i.e., which process and technology node to use and the number of die per wafer that are required to obtain the per die cost.

For example, there is no point in using the latest node to achieve a lower power consumption if the end price cannot support the higher cost of this technology.

Similarly, planning is done for stages further downstream such as the number, size and location of testing pads, the number of pins and what kind of packaging will be required.

All too often the Design for Test and Design for Manufacture are not thought of by a pure Design Services company and, as a result, the largest Communication Chasm opens up between the Design company who hands over the GDSII to whoever is doing the actual chip testing and manufacture.


Aishwarya Saxena

A book geek, with creative mind, an electronics degree, and zealous for writing.Creativity is the one thing in her opinion which drove her to enter into editing field. Allured towards south Indian cuisine and culture, love to discover new cultures and their customs. Relishes in discovering new music genres.

Related Articles

Upcoming Events