By navigating our site, you agree to allow us to use cookies, in accordance with our Privacy Policy.

Synopsys affords industry’s fastest emulation system

Synopsys

MOUNTAIN VIEW, USA: Synopsys Inc. pronounced the availability of ZeBu Server-3, the industry’s fastest emulation system.

The Synopsys ZeBu Server-3 builds on the proven ZeBu Server architecture to improve performance by up to 4X and boost capacity by 3X. This performance level enables system-on-chip (SoC) development teams to speed hardware/software bring-up, OS boot and full-chip verification for faster time-to-market.

Buttressed with its comprehensive debug capabilities, automated software and tight integration with leading verification and system level tool flows; ZeBu Server-3 delivers a highly productive environment for complex SoC verification. It goes on to provide multiple verification use modes, including power-aware emulation, simulation acceleration, in-circuit emulation, synthesizable testbench, transaction-based verification (TBV) and hybrid emulation for deployment flexibility based on project requirements.

Because of its small footprint, low weight, modest power/cooling requirements and high reliability, ZeBu Server-3 offers lower total cost of ownership of any commercial emulator. ZeBu Server-3 offers the industry’s largest design capacity, supporting chips as big as three billion gates with a highly scalable architecture based on high-density 28-nanometer (nm) FPGA technology.

“Advanced multi-core CPU subsystem designs must run huge amounts of software for verification, representing many billions of cycles of testing prior to release,” alleged Charles Matar, corporate VP, Client SOC Design, at AMD. Supplementing that – “We are deploying ZeBu Server-3 for our next-generation CPU subsystem verification because ZeBu’s industry-leading emulation performance can help significantly shorten our verification time. In addition, its low total cost of ownership can enable us to easily scale up to larger installations.”

“Our networking QorIQ SoCs with the revolutionary Layerscape architecture are designed with a standard, open programming model and a software-aware architecture framework that enables customers to fully exploit the underlying hardware,” held Raja Tabet, VP, Software and Solutions Technology for Freescale Semiconductor’s Digital Networking Business.

Volumnising that – “To create and verify this software framework, our teams need an emulation platform with multi-megahertz performance. That level of design clock performance was achieved with the Synopsys ZeBu Server-3 emulation system. ZeBu’s portfolio of modeling transactors coupled with Verdi3 integration for the debug of our long test scenarios allows us to meet our accelerated software development and validation cycles.”

Tags

Jawed Akhtar

A Journalist by interest and a Music Enthusiast by passion. Wedded to Mother Nature, Jawed indulges his aesthetics in travelling and reading books of varied genres. Having covered News stories for top Dailies in his formative years, that is, he is game for tryst with Technology at Techmagnifier.

Related Articles

Upcoming Events